For above K-maps we get, Hence, the logical design of Half Adder would be Although from truth table it is clearly seen that carry (C) column signifies AND operation and sum (S) column signifies XOR operation between input variables but till we went through K-map as it is general practice to do so for more complex binary logic operations. Truth Table for Half Adder K-map for Half AdderNow from this truth table we can draw K-map for carries and sums separately. In first three binary additions, there is no carry hence the carry in these cases are considered as 0. the augend and addend bits, two outputs variables carry and sum bits. Design of Half AdderFor designing a half adder logic circuit, we first have to draw the truth table for two input variables i.e. The logical circuit performs this one bit binary addition is called half adder. The higher significant bit (HSB) or Left side bit is called carry and the list significant bit (LSB) or right side bit of the result is called sum bit. In one bit binary addition, if augend and addend are 1, the sum will have two digits. Hence, there must be four possible combinations of binary addition of two binary bits In the above list, first three binary operations result in one bit but fourth one result in two bits.
0 Comments
Leave a Reply. |